ECE 574: Advanced Digital VLSI Design
Cornell University


Home
Announcements
Lectures
Assignments
Grades/CMS
 

Announcements

11/26: Poster boards will be available with Filipp. The size is approx. 30 by 36 inches.

11/21: If your production rule file becomes very large, you can compress it using the prspack command. If you run:

cflat file.act | prspack file_tab > file.prs
then this creates a packed production rule file in file.prs, plus four tables (file_tab_str.dat, file_tab_idx.dat, file_tab_alias.dat, file_tab_rev.dat). You can then run
prsim -n file_tab file.prs
For those using the Verilog interface, use:
$packprsim("file.prs", "file_tab");
instead of $prsim.

10/15: We've added a new file, env.act that contains some standard environment cells for e1of2 channels. You can import the file, and it contains two definitions for you to use. The first one is a bit-bucket, i.e. it implements *[ L?x ].

defproc bucket_e1of2 (globals g; e1of2 l) { ... }
The second process is a programmable source which provides an infinite sequence of values. The prototype for this is:
template<pint N; pint d[N]> source_e1of2 (globals g; e1of2 r) { ... }
Both these processes are in the env namespace. To use the bucket, you can say:
import "env.act";
...
env::bucket_e1of2 b(g,x);
For the source, you can specify the sequence of values to be transmitted as follows:
env::source_e1of2<5,{1,0,1,0,0}> src(g,x);
This will send the sequence 1,0,1,0,0,1,0,1,0,0,... on the channel x.

10/10: If you grabbed HW5 before 6:45pm today, please grab it again. The typo was in problems 2 and 3, where the wait [~Lti&Lfi] should be [~Lti&~Lfi].

9/24: Office hours for today are cancelled. Filipp and David will be providing a tools overview on the 26th (along with the next homework).

9/17: HW1 graded, please pick up your graded HW from Filipp's office.

9/10: Solutions for HW1 will be posted after class on Wednesday.

9/7: For HW1, there might be concurrent requests on channels L and D. You don't have to implement a concurrent program, a sequential CHP process is sufficient.

9/4: The handouts are supplemental reading. Please go through at least the sections that are not marked with a "*".

9/3: Class time moved back by another 5 minutes! We start at 9:55am now.

9/1: Class time/room moved to accommodate overlap with ECE 576. New room/time:

  • Room: Hollister 314
  • Time: 10-11:15, Mondays and Wednesdays

8/27: First day of class.

3/1: The web site is born.


webmaster@vlsi.cornell.eduNet weather . Ithaca . Directions to CSL