

## Rajit Manohar

Computer Systems Laboratory  
Cornell Tech  
111 Eighth Avenue #1202  
New York, NY 10011

Office: (646) 632-4931  
Fax: (212) 255-8529  
<http://vlsi.cornell.edu/~rajit/>  
rajit@csl.cornell.edu

### Education:

- Ph.D. 1998 Computer Science, California Institute of Technology  
*Advisor: Alain J. Martin*
- M.S. 1995 Computer Science, California Institute of Technology
- B.S. 1994 Engineering and Applied Science, California Institute of Technology  
*Advisor: K. Mani Chandy*
- 1990–92 Computer Science and Engineering, Indian Institute of Technology, Bombay

### Professional Experience:

- 1/2015– **Stephen H. Weiss Presidential Fellow** **Cornell University**
- 7/2012– **Professor, ECE** **Cornell Tech**  
*One of two founding faculty members at Cornell Tech*
- 7/2010– **Professor, ECE** **Cornell University**
- 4/2004 **Associate Professor, ECE**
- 8/1998 **Assistant Professor, ECE**  
*Co-founder, Computer Systems Lab*
- 1995–1998 **Research Assistant** **California Institute of Technology**

#### Administrative

- 1/2015– **Associate Dean for Research** **Cornell Tech**  
4/2015 Cornell University's New York City Tech campus
- 11/2012– **Associate Dean for Academic Affairs** **Cornell Tech**  
12/2014 Founding Associate Dean at Cornell University's New York City Tech campus
- 1/2010– **Associate Dean for Research & Graduate Studies** **Cornell University**  
6/2012 College of Engineering

#### Sabbaticals and Leaves

- 8/2005– **Visiting Scientist** **Massachusetts Institute of Technology**  
12/2005 *Microsystems Technology Laboratories*
- 2004–2010 **Founder and CTO** **Achronix Semiconductor**  
*On leave from Cornell, 8/2005–7/2007*

### Honors and Awards:

#### Research and Technology:

- 2016 Inaugural Misha Mahowald Prize for Neuromorphic Engineering  
*For the TrueNorth project with IBM Research. The prize is for “outstanding research in neuromorphic engineering, worldwide” and is awarded to a project.*
- 2016 Best paper finalist, ASYNC  
*For “Gradual Synchronization.” Three finalists selected.*

- 2016 IBM Research 2014 Pat Goldberg Math/CS/EE Best Paper Award (first place)  
For “A Million Spiking-Neuron Integrated Circuit with a Scalable Communication Network and Interface.” Selected annually from papers with IBM co-authors
- 2016 Paper selected as one of the “Best of Computer Architecture Letters” in 2015  
For “Comparing Stochastic and Deterministic Computing.” Four papers selected
- 2015 Invited “keynote” paper, IEEE Transactions on CAD  
Paper: “TrueNorth: Design and Tool Flow of a 65mW 1 Million Neuron Programmable Neurosynaptic Chip”
- 2015 Best paper finalist, ASYNC  
For “Analyzing Isochronic Forks with Potential Causality.”
- 2014 ACM Gordon Bell Prize finalist, Supercomputing  
For “Real-time Scalable Cortical Computing at 46 Giga-Synaptic OPS/Watt with  $\approx 100\times$  Speedup in Time-to-Solution and  $\approx 100,000\times$  Reduction in Energy-to-Solution”
- 2014 Best paper finalist, ASYNC  
For “Low Power Asynchronous VLSI with NEM Relays”
- 2013 Best paper award, ASYNC  
For “Inverting Martin Synthesis for Verification.” One paper selected
- 2012 Best paper award, ASYNC  
For “A Digital Neurosynaptic Core Using Event-Driven QDI Circuits”
- 2010 Best paper award, ASYNC  
For “An Operand-Optimized Asynchronous IEEE 754 Double-precision floating-point adder”
- 2010 Best paper finalist, ASYNC  
For “An Asynchronous FPGA with Two-Phase Enable Scaled Routing”
- 2009 IET Start-up Innovation Award, Achronix Semiconductor  
For development of asynchronous FPGA technology
- 2007 Best paper award, High Performance Embedded Computing  
For “Enabling Cognitive Architectures for UAV Mission Planning”
- 2006 Best paper award, ASYNC  
For “A level-crossing Flash Asynchronous Analog-to-Digital Converter”
- 2006 Elected Fellow of the World Technology Network
- 2006 Globus Indus Technovators Award
- 2006 Invited participant, NAE Frontiers of Engineering Symposium
- 2005 Best paper finalist, ASYNC  
For “BitSNAP: Dynamic Significance Compression for a Low-Energy Sensor Network Asynchronous Processor”
- 2005 IEEE Fred Ellersick Award for best unclassified paper at MILCOM  
For “Dense Sensor Networks are also Energy-efficient: when more is less”
- 2005 MIT Technology Review’s TR35: top 35 young innovators under 35  
For contributions to low power microprocessor design
- 2004 Best paper award, IASTED Parallel and Distributed Computing and Systems  
For “ $\Delta$ -dataflow networks for event-stream processing”
- 2001 MIPS paper in Caltech Computer Science 25<sup>th</sup> Anniversary Selected Bibliography.  
Each Caltech CS faculty member selected two papers from their career
- 2000 NSF CAREER award
- 1996 National Semiconductor Corporation Graduate Fellowship
- 1993 Caltech Merit Award
- 1992 IIT Bombay Academic Award for being ranked 1<sup>st</sup> in the Institute

- 1991 IIT Bombay Academic Award for being ranked 1<sup>st</sup> in the Institute  
 1990 Gold Medal, National Standard Examination in Physics, India

Teaching:

- 2016 Professor of the Year at Cornell Tech  
*Selected by the Cornell Tech student body; three per year across all degree programs.*
- 2014 Stephen H. Weiss Presidential Fellow  
*For "a sustained record of effective, inspiring, and distinguished teaching of undergraduate students." Cornell's highest teaching honor and a permanent designation.*
- 2012 Kenneth A. Goldman '71 Excellence in Teaching Award  
*One of multiple named teaching awards in the College of Engineering at Cornell*
- 2009 Ruth and Joel Spira Excellence in Teaching Award  
*Department teaching award*
- 2005 Ruth and Joel Spira Excellence in Teaching Award
- 2004 Michael Tien '72 Excellence in Teaching Award  
*One of multiple named teaching awards in the College of Engineering at Cornell*
- 2001 Sonny Yau '72 Excellence in Teaching Award  
*One of multiple named teaching awards in the College of Engineering at Cornell*
- 2001 Cornell University IEEE Teacher of the Year Award  
*Selected by undergraduate IEEE student chapter*
- 2000 Tau Beta Pi and Cornell Society of Engineers Excellence in Teaching Award  
*One per year in the College of Engineering, selected by direct student vote*

**Professional Activities:**

Academic:

**Steering Committee Member**

IEEE International Symposium on Asynchronous Circuits and Systems, 2007–2012

**Associate Editor**

IEEE Transactions on VLSI, 2007–2009

**Program Co-Chair**

11th IEEE International Symposium on Asynchronous Circuits and Systems, March 2005

**Program Topic Co-Chair**

Conference on Design, Automation and Test in Europe, March 2003

**Program Committees**

Asia and South Pacific Design Automation Conference (2016, 2017); IEEE International Conference on Event-based Control, Communication, and Signal Processing (2015, 2016); IEEE International Symposium on Asynchronous Circuits and Systems, (2001–present); International Conference on Nano-Networks (2008, 2009); International Conference on Computer Design (2006); International Conference on Computer Aided Design (2005); Conference on Design, Automation and Test in Europe (2005); International Conference on Supercomputing (2002)

**Co-Organizer**

Kavli Institute Symposium on Computing Challenges, Cornell, October 2008

Address-Event Workgroup, NSF Workshop on Neuromorphic Engineering, Telluride, CO, July 2000

**Reviewer: Proposals and Funded Projects**

Air Force Research Labs; Agency for Science, Technology, and Research, Singapore; Army Research Office; US-Israel Bi-national Science Foundation; Defense Threat Reduction Agency; IWT Brussels, Belgium; US National Science Foundation; Natural Sciences and Engineering Research Council, Canada; Singapore National Research Foundation; Swiss National Science Foundation

**External Search Committees**

Member of search committee for hiring chaired professors at multiple European universities.

**External Review Committee**

Department of Electrical and Computer Engineering, Boston University

**Journal Reviewer**

ACM Transactions on Programming Languages and Systems (TOPLAS); ACM Transactions on Reconfigurable Technology and Systems (TRETSS); ACM Computing Surveys; Communications of the ACM (CACM); Formal Aspects of Computing (FAC); IEEE Computer; IEEE Journal of Solid-State Circuits (JSSC); IEEE Signal Processing Letters; IEEE Transactions on Circuits and Systems (TCAS); IEEE Transactions on Computer Aided Design (TCAD); IEEE Transactions on Computers (TC); IEEE Transactions on Parallel and Distributed Systems (TPDS); IEEE Transactions on VLSI (TVLSI); IET Computers and Digital Techniques; Information Processing Letters (IPL); INTEGRATION: The VLSI Journal; Nature Communications; Neural Computation (NECO); Proceedings of the IEEE

**Conference Reviewer**

Conference on Advanced Research in VLSI (ARVLSI); Design Automation Conference (DAC); European Conference on Parallel and Distributed Computing; International Conference on Parallel Architectures and Compilation Techniques (PACT); International Parallel Processing Symposium (IPPS); International Parallel and Distributed Processing Symposium (IPDPS); International Symposium on Asynchronous Circuits and Systems (ASYNC); International Symposium on Computer Architecture (ISCA); International Symposium on High Performance Computer Architecture (HPCA); International Symposium on Microarchitecture (MICRO); International Symposium on Operating System Principles (SOSP); ACM Symposium on Principles of Distributed Computing (PODC)

Technology Transfer:**Founder and CTO, Achronix Semiconductor**

Startup company commercializing high-speed asynchronous FPGAs.

CTO 10/2004–12/2008; Chief Scientist 12/2008–4/2010; Board of Directors 10/2004–3/2011.

**Asynchronous Design Tools and Methodology**

Used by groups at: Achronix Semiconductor 2006–2012; IBM Research 2010–; Stanford 2014–; Qualcomm 2015–; Google 2016–

**Other Activities**

ATC-NY. Asynchronous logic synthesis (DARPA/SBIR). 1/2003–9/2003

Insect-Cyborg Sentinels: Technology Transfer Activity (DARPA). 6/2009–3/2011

**Invited Talks and Panels:**IP and Tech Transfer

IP Strategies for Technology Entrepreneurs.

*Panel, Future of Urban Innovation Summit, Columbia University, New York, NY, June 2015.*

Cornell Tech Overview.

*Cornell Systems-Industry Workshop, Ithaca, NY, November 2014.*

Cornell NYC Tech.

*ECE Department Heads Association Board of Directors Meeting, New York, NY, July 2013.*

Cornell NYC Tech: New Directions in Building Human Capital.

*The New York Academy of Sciences, New York, NY, April 2013.*

The Cornell NYC Tech Campus.

*IBM T.J. Watson Research Center, NY, March 2013.*

Generation Tech: Tapping NYC's Science and Engineering Talent.

*Panel discussion, The New York Academy of Sciences, New York, NY, November 2012.*

Research

Stochastic vs Deterministic Computing.

*Panelist, International Conference on Computer-Aided Design, Austin, TX, November 2016.*

Neuromorphic Electronics.

*Physics Seminar Series, IBM T.J. Watson Research Center, Yorktown Heights, NY, September 2016.*

Digital Neuromorphic Systems.

*Keynote, A\*STAR Neuromorphic Computing Workshop, Singapore, August 2016.*

Design Automation Challenges in Neuromorphic Systems.

*Keynote, 25th International Workshop on Logic and Synthesis, Austin, TX, June 2016.*

Neuromorphic Systems.

*Seminar, Reservoir Labs, New York, NY, May 2016.*

Comparing Stochastic and Deterministic Computing.

*Best of Computer Architecture Letters Session, IEEE Symposium on High-Performance Computer Architecture, Barcelona, Spain, March 2016.*

Asynchronous Logic: A Computer Systems Perspective.

*Neuro-Inspired Computational Elements (NICE) Workshop, Berkeley, CA, March 2016.*

Large-Scale Neuromorphic Systems.

*Triangle Computer Science Distinguished Lecturer Series, UNC/NCSU/Duke, November 2015.*

Designing Massively Parallel Computing Architectures.

*Neuromorphic Computing Forum, SAIT, Samsung, Korea, November 2015.*

Engineering Neuromorphic Systems.

*Center for Neuroengineering and Computation, Columbia University, New York, NY, September 2015.*

Self-timed Neuromorphic Systems.

*Computer Engineering Seminar Series, Yale University, New Haven, CT, September 2015.*

Neuromorphic Systems: Past, Present, and Trends.

*Computer Science Seminar, Columbia University, New York, NY, July 2015.*

Digital Neuromorphic Systems.

*Seminar, University of California at Berkeley, Berkeley, CA, May 2015.*

Digital Neuromorphic Systems.

*Workshop on Neuromorphic and Brain-based Computing Systems, Design, Automation & Test in Europe, Grenoble, France, March 2015.*

Digital Neuromorphic Systems.

*Physiology, Biophysics and Systems Biology Seminar, Weill Medical College, New York, NY, January 2015.*

Energy Proportional Computing.

*Cornell Systems-Industry Workshop, Ithaca, NY, November 2014.*

Self-timed Neuromorphic Systems.

*Brain-Inspired Computing, Cognitive Systems Colloquium, IBM Almaden Research Center, November 2014.*

Digital Neuromorphic Electronics.

*Seminar, Brain and Mind Institute, Weill Medical College, New York, NY, June 2014.*

Energy-efficient self-timed circuits.

*Seminar, Advanced Micro Devices, Boxborough, MA, October 2013.*

Self-timed Logic for Neuromorphic Systems.

*Joint EU-US Workshop on Cortical Processors, Heidelberg, Germany, October 2013.*

Low power embedded systems using self-timed circuits.

*Seminar, Intel STC on Embedded Computing, April 2013.*

Self-timed systems: Case Studies.

*2012 Kyoto Prize Symposium on Asynchronous computing, San Diego CA, March 2013.*

Energy-efficient Self-timed Systems.

Qualcomm Research Center, NJ, March 2013.

Asynchronous VLSI Design.  
Olin College, MA, November 2012.

Energy-Efficient Self-Timed Systems.  
Case Western Reserve University, Cleveland, OH, October 2012.

Scalable Routing in Large-Scale Neuromorphic Systems.  
IEEE International Conference on Engineering in Medicine and Biology  
Mini-symposium on Large-scale Neuromorphic Systems, August 2012.

High Performance Reconfigurable Logic.  
Indian Institute of Technology, Mumbai, India, January 2012.

Digital Neuromorphic Systems.  
IBM T.J. Watson Research Center, Yorktown Heights, NY, November 2011.

Asynchronous Computer Arithmetic.  
Architecture seminar series, University of Wisconsin, Madison, WI, November 2011.

Ultra Low Power Computation for Secure Embedded Systems.  
TRUST Autumn Conference, Washington, DC, November 2011.

Efficient floating-point: software and hardware.  
Scientific Computing and Numerics Seminar, Cornell University, October 2011.

Low Power Asynchronous VLSI.  
Huawei Research, Ontario, Canada, May 2011.

Activity-Driven Architecture for Neuromorphic Systems.  
DARPA Neural Engineering, Science, and Technology Forum, San Diego, CA, November 2010.

Asynchronous VLSI Design.  
Olin College, MA, November 2010.

Asynchronous FPGAs: An Overview.  
KLA-Tencor, Milpitas, CA, October 2010.

The Technology and Business of Asynchronous FPGAs.  
University of California at Berkeley, Berkeley CA, October 2010.

Self-Timed FPGAs.  
Portland State University, Portland, OR, September 2010.

Reconfigurable Systems.  
CS Colloquium, Cornell University, September 2010.

GHz-speed FPGAs.  
CMOS Emerging Technologies Workshop, Whistler, BC, May 2010.

High-performance Reconfigurable Systems.  
Visionary and Entrepreneurship Seminar, ECE, UC Davis, CA. February 2010.

The Future of FPGAs.  
High Performance Embedded Computing, MIT Lincoln Labs, September 2009.

Survivor: Computer Architecture.  
Panelist, High Performance Embedded Computing, MIT Lincoln Labs, September 2009.

VLSI Systems: Past, Present, and Future Trends.  
California Institute of Technology, Pasadena, CA, February 2009.

Managing Design Complexity in VLSI Systems.  
University of Texas at Austin, TX, February 2009.

Fault Tolerance in Asynchronous Logic.  
University of Texas at Austin, TX, February 2009.

Fault Tolerance in Asynchronous Logic.  
Integrated Systems Lab Seminar, Columbia University, NY, December 2008.

- An Ultra Low Power Processor for Sensor Networks.  
*Computer Engineering Seminar, University of Texas at Austin, TX, November 2008.*
- Event-Driven Computing.  
*Center for Highly Integrated Physical Systems, Ithaca, NY, October 2008.*
- Fault Tolerance in Reconfigurable Fabrics.  
*Schloss Dagstuhl-Leibniz Center for Informatics, Wadern, Germany, September 2008.*
- The 50 billion transistor challenge.  
*IBM Global Technology Outlook Workshop, Yorktown Heights, NY, July 2008.*
- Ultra Low Power Asynchronous Systems.  
*IBM Almaden Research Labs, San Jose, CA, June 2008.*
- Microprocessor Forum.  
*Panelist, Gilder-Forbes Telecosm Conference, Lake George, NY, May 2008.*
- The Critical Path of Fiberspeed Connectivity: Flexible vs Fixed Silicon Solutions.  
*Panelist, Gilder-Forbes Telecosm Conference, Lake George, NY, October 2007.*
- The Implications of Fast Asynchronous Reconfigurable Logic.  
*DSRC Workshop on Terascale Integration, Washington, DC, October 2007.*
- 3D Integrated Circuits: A Designer's Perspective.  
*Keynote panelist, 24th VLSI Multilevel Interconnection Conference. Fremont, CA, September 2007.*
- Fast Reconfigurable Logic.  
*Yale University, September 2007.*
- Asynchronous FPGAs.  
*Keynote, Workshop on Unique Chips and Systems, San Jose, CA, April 2007.*
- Reconfigurable Asynchronous Logic.  
*University of Texas at Austin, Austin, TX, March 2007.*
- Asynchronous Embedded Systems.  
*Welch-Allyn, Skeneateles, NY, March 2007.*
- Asynchronous Circuits and Systems.  
*Pomona College, CA, November 2006.*
- Reconfigurable Asynchronous Logic.  
*Custom Integrated Circuits Conference, San Jose, CA, September 2006.*
- Self-timed Systems.  
*Microsystems Technology Labs, MIT, Boston, MA, December 2005.*
- Reconfigurable Asynchronous Logic.  
*Columbia University, New York, NY, December 2005.*
- Asynchronous FPGAs.  
*Air Force Rome Labs, Rome, NY, October 2005.*
- Reconfigurable Asynchronous Logic.  
*Olin College, MA, October 2005.*
- Architectures for Cognitive Systems.  
*Workshop on Cognitive Architectures and Systems, Ithaca, NY, July 2005.*
- Hardware/software co-design for Sensor Networks.  
*Second International Workshop on Networked Sensing Systems, San Diego, CA, June 2005.*
- Asynchronous Logic for Extreme Environments.  
*University of Central Florida, Orlando, FL, May 2005.*
- Asynchronous FPGAs.  
*Xilinx Research Labs, San Jose, CA, April 2005.*
- Asynchronous FPGAs.  
*IBM T.J. Watson Research Center, Yorktown Heights, NY, March 2005.*

- Activity-Driven Asynchronous Circuits and Systems.  
*IGERT Seminar on Machines and Organisms, Ithaca, NY, February 2005.*
- Issues in the Design of Sensor Network Processors.  
*NSF Meeting on Networks of Sensor Systems, October 2004.*
- Sensor Networks and Asynchronous VLSI.  
*IEEE Computer Society Symposium on VLSI, February 2004.*
- How Asynchronous should we be.  
*Invited panelist, IEEE Computer Society Symposium on VLSI, February 2004.*
- Ultra Low Power Asynchronous VLSI.  
*DARPA Workshop on Ultra Low Power Technologies, MIT, January 2004.*
- Asynchronous Event-Processing.  
*Analog and Biological VLSI Systems Seminar, MIT, November 2003.*
- SNAP: A Sensor Network Asynchronous Processor.  
*Electrical and Systems Engineering Colloquium, University of Pennsylvania, October 2003.*
- Designing an Efficient Sensor Network Processor.  
*VLSI seminar series, ECE, Cornell University, September 2003.*
- Modeling Wireless Networks with Asynchronous VLSI.  
*Information Sciences Seminar, California Institute of Technology, Pasadena, CA, June 2002.*
- Why we should design asynchronous circuits.  
*Intel Microprocessor Research Labs, Hillsboro, OR, April 2002.*
- Network Simulation with Asynchronous VLSI.  
*Portland State University, Portland, April 2002.*
- Network Simulation with Asynchronous VLSI.  
*AT&T Labs, Menlo Park, January 2002.*
- Scalable Formal Design Methods for Asynchronous VLSI.  
*Keynote, ACM SIGPLAN Symposium on Principles of Programming Languages, January 2002.*
- Asynchronous VLSI for Wireless Communication Systems.  
*Plenary talk, IEEE CAS Workshop on Wireless Communications and Networking, August 2001.*
- Low Energy Adaptive Processors.  
*Cornell Computer Science Distinguished Lecture Series, Ithaca, NY, September 2000.*
- Asynchronous VLSI Design.  
*NSF Workshop on Neuromorphic Engineering, Telluride, CO, July 2000.*
- A Methodology for Designing Asynchronous Circuits.  
*PRL Seminar, Cornell, January 1999.*
- Slack Elasticity in Asynchronous Systems.  
*Compaq's Systems Research Center, Palo Alto, CA, April 1998.*
- High-performance asynchronous microprocessors.  
*Cornell University (and others), March 1998.*
- The design of asynchronous adders.  
*Seminar, ECE Department, Johns Hopkins University, June 1997.*
- Quasi-Delay-Insensitive Circuits are Turing-Complete.  
*International Symposium on Asynchronous Circuits and Systems, March 1996.*
- Asynchronous Circuit Design.  
*DEC Systems Research Center, Palo Alto, September 1995.*

Tutorials:

- “Neuromorphic Asynchronous Circuits.” Invited tutorial, *Neuromorphic Cognition Engineering Workshop*, Telluride, CO, 2012.



“Neuromorphic Asynchronous Circuits.” Invited tutorial (with Shih-Chi Liu), *Neuromorphic Cognition Engineering Workshop*, Telluride, CO, 2011.

“Analog and Asynchronous Variation-aware Circuits for the Nanoscale Era.” Tutorial (with A. B. Apse, Alain J. Martin), *IEEE International Conference on Electronics, Circuits, and Systems*, December 2007.

### Teaching Experience:

2010–	<b>Professor</b>	<b>Cornell University</b>
	<i>Instructor:</i>	ECE 3140: Embedded Systems* ECE 5740: Advanced Digital VLSI CS 5422: Physical Computing* CS 5460: Parallel and Distributed Computing* CS 5191: Studio Clinic: Math for Analytics (Mathematics for Machine Learning)*
2004–2010	<b>Associate Professor</b>	<b>Cornell University</b>
	<i>Instructor:</i>	ECE 5740: Advanced Digital VLSI ECE 5710: Arithmetic Circuits* ECE 320: Systems and Networks*
1998–2004	<b>Assistant Professor</b>	<b>Cornell University</b>
	<i>Instructor:</i>	ECE 574: Advanced Digital VLSI <sup>†</sup> EE 571: Asynchronous VLSI Design* EE 697: Topics in Computer Systems: Dynamic Binary Translation* ECE 474: Digital VLSI Design <sup>†</sup> EE/CS 314: Computer Organization*
	<i>Assisted:</i>	EE 439: Digital VLSI System Design EE 308: Fundamentals of Computer Engineering EE 475: Computer Architecture
1996–97	<b>Instructor</b>	<b>California Institute of Technology</b>
	<i>Instructor:</i>	CS 139abc: Concurrency in Computation
1993–98	<b>Teaching Assistant</b>	<b>California Institute of Technology</b>
		Computers, Computation, and Programs (CS20, Jan L.A. van de Snepscheut); Design and Implementation of Programming Languages (CS237, Mary W. Hall); Asynchronous VLSI Design Laboratory (CS185, Alain J. Martin); Digital VLSI Design Laboratory (CS/EE181, Alain J. Martin).

### Other Teaching Experience:

2015	<b>Curriculum Design</b>	<b>Cornell Tech</b>
		Worked with the City University of New York’s Macaulay Honors College to outline an introductory Computer Science module for their students.
2002–2005	<b>Explorations in Engineering</b>	<b>Cornell University</b>
		Faculty participant in Cornell’s summer program for high school juniors/seniors.
2000–2001	<b>CURIE Academy</b>	<b>Cornell University</b>
		Faculty participant in Cornell’s summer program for high school women that excel in math and science.
1996–98	<b>Mentor Scientist</b>	<b>Caltech Pre-College Science Initiative</b>

\* New class developed; † Significantly revised existing curriculum ( $> 2/3^{\text{rd}}$ ).

Student volunteer for Caltech's high school teacher training program.

1994–95      **CRPC Summer Intern Advisor**      **California Institute of Technology**  
Suggested projects/advised summer interns in the NSF Center for Research on  
Parallel Computation summer internship program for women and minorities.

### Advising:

#### Graduate Field Memberships:

Electrical and Computer Engineering; Computer Science; Applied Mathematics

#### Postdoctoral Advisees:

Saber Moradi, Ph.D. ETH Zurich (2015–)

Carlos Tadeo Ortega Otero, Ph.D. Cornell (2014–2015)

#### Ph.D. theses supervised:

Benjamin Hill (Ph.D., December 2015). *Architecture and Synthesis for Dynamically Reconfigurable Asynchronous FPGAs*. First employment: Assistant Professor, Olin College

Rob Karmazin (Ph.D., November 2015). *Automating the Physical Design of Asynchronous Circuits*. First employment: Intel

Jonathan Tse (Ph.D., September 2015). *A Simple Methodology For Design Tradeoff Analysis In Asynchronous Circuits*. First employment: Intel

Stephen Longfield (Ph.D., February 2015). *Constructive Verification of Quasi Delay-Insensitive Circuits*. First employment: Google

Carlos Tadeo Ortega Otero (Ph.D., July 2014). *Asynchronous Design for Ubiquitous Computing*. First employment: St. Jude Medical

Sandra Jackson (Ph.D., July 2014). *Gradual Synchronization*.

Nabil Imam (Ph.D., April 2014). *Canonical Neural Computations in Asynchronous Neuromorphic Circuits*. First employment: IBM Research

Benjamin Zhong Xian Tang (Ph.D., January 2014, co-advised with Prof. Bhave). *Exploiting Asynchrony in GPS Receiver Systems to Enable Ultra-Low-Power Operation*. First employment: Qualcomm

Basit Riaz Sheikh (Ph.D., August 2011). *Operand-Optimized Asynchronous Floating-Point Arithmetic*. First employment: CEO, CapitalTV, Pakistan (co-founder); Advisor to the Ministry of Information Technology and Telecom, Pakistan

Filipp Akopyan (Ph.D., April 2011). *Hybrid Synchronous/Asynchronous Design*. First employment: IBM Research

Christopher LaFrieda (Ph.D., December 2009). *Relaxed Quasi Delay-Insensitive Circuits*. First employment: Achronix Semiconductor Corporation

David Fang (Ph.D., May 2008). *A Profiling Infrastructure for Performance Evaluation of Asynchronous Systems*. First employment: Achronix Semiconductor Corporation

David Biermann (Ph.D., September 2006). *A Workload Adaptive Voltage Scaling Multiple Clock Domain Architecture*. First employment: Intel

Song Peng (Ph.D., August 2006). *Implementing Self-Healing Behavior in Quasi Delay-Insensitive Circuits*. First employment: Cadence

Virantha Ekanayake (Ph.D., May 2005). *Dynamic Significance Compression in a Sensor Network Asynchronous Processor*. First employment: Assistant Professor, Johns Hopkins University

Clinton Kelly, IV (Ph.D., May 2005). *The Design and Implementation of an Asynchronous Network on a Chip*. First employment: Achronix Semiconductor Corporation (co-founder)

John Teifel\*\* (Ph.D., May 2004). *Fast Prototyping of Asynchronous Logic*. First employment: Senior Member of the Technical Staff, Sandia National Labs

**M.S. theses supervised:**

Julia Karl (M.S. December 2015). *An MSB-first Asynchronous Adder*.

Yuan Tian (M.S., May 2013). *A Parallel Implementation of Hierarchical Belief Propagation*.

Stephen Longfield (M.S., March 2013). *Design and Implementation of a Low Power Asynchronous GPS Baseband Processor*.

Carlos Otero (M.S., May 2012). *Static Power Reduction Techniques for Asynchronous Circuits*.

Nabil Imam (M.S., May 2012). *A Communication Infrastructure for Multi-Chip Neuromorphic Systems*.

Chris LaFrieda (M.S., August 2005). *Custom Quality Leaf Cell Routing Using Modern Design Rules*.

Filipp Akopyan (M.S., August 2005). *Asynchronous Analog-to-Digital Conversion*.

David Fang (M.S., October 2003). *Designing Asynchronous Register Files*.

David Biermann (M.S., December 2002). *Multiprocessor-Enabled Asynchronous Cache Controller*.

Clinton Kelly IV (M.S., November 2002). *Wireless Network Simulation Done Faster than Real Time*.

Virantha Ekanayake (M.S., November 2002). *Asynchronous DRAM Design and Implementation*.

John Teifel (M.S., May 2002). *Interchip Communication in Asynchronous VLSI Systems*.

**Current graduate student advisees:**

Tayyar Rzayev (Ph.D., ECE). 11/2012–. Topic: Interactive Processors (co-advisor: David Albonesi)

Praful Purohit (Ph.D. ECE). 8/2014–. Topic: Adaptive Imagers

Nitish Srivastava (Ph.D. ECE). 1/2015–. Topic: Interactive Processors

Wenmian Hua (Ph.D. ECE). 1/2015–. Topic: Timing Analysis for Asynchronous Circuits (co-advisor: Zhiru Zhang)

Sean Ogden (Ph.D. CS). 6/2015–. Topic: Dynamic Binary Translation

**External Ph.D. committees/advising:**

Mika Nyström. *Asynchronous Pulse Logic*. Ph.D. CS, California Institute of Technology (2001).  
Advisor: Alain J. Martin

Saber Moradi. *Memory-efficient Circuits and Architectures for Asynchronous Neuromorphic Systems*.  
Ph.D. EE, ETH Zurich (2004). Advisor: Giacomo Indiveri

Peter Diehl. *Spike-based Learning in Cortical Networks*. Ph.D. EE, ETH Zurich (2016). Advisor:  
Matthew Cook

Yu Chen, Ph.D. student (EE, Columbia University). Topic: Continuous Time Digital Signal Processing.  
Advisor: Yannis Tsividis

Alexander Neckar, Ph.D. student (EE, Stanford University). Topic: Architectures for Neuromorphic  
Computing. Advisor: Kwabena Boahen

**University Service:**Department:**Faculty recruiting:**

ECE Faculty Search Committee for NYC faculty, 2012–2014

Faculty recruiting oversight committee, Jacobs Technion-Cornell Innovation Institute, 2013–2014

CS Faculty Search Committee, 2008–2012

Search Committee for ECE Director, 2007–2008, 2013–2014

ECE Targeted Faculty Recruiting Committees, 1998–2001, 2003–2006, 2008

ECE General Faculty Recruiting Committee, 2001–2003, 2008–2010

---

\*\* Cornell nominee for the ACM Doctoral Dissertation Award.

**Graduate programs:**

Academic Program Director, Computer Science M.Eng. program, Cornell Tech, 2013–14  
 Director of Graduate Studies, ECE, 2007–2009  
 ECE Graduate Committee, 1999–2001, 2003–2004

**Other:**

Ad hoc committee member and chair for faculty promotions and reappointments (multiple)  
 ECE Policy Committee, 2001–2004, vice chair 2004–2005  
 CAM Computer Committee, Chair 2001–2004  
 ECE Computing Committee, 1999–2001

College and University:**Major roles:**

Associate Dean for Research, Cornell Tech, 2015  
 Associate Dean for Academic Affairs, Cornell Tech, 2012–2014  
 Co-Chair, Academic Planning Committee for Cornell Tech, 2012–2013  
 Associate Dean for Research and Graduate Studies in Engineering, 2010–2012

**Technology transfer and conflict of interest:**

Member, Financial Conflict of Interest Committee, 2013–  
 Member, Technology Transfer Advisory Committee, 2008–2013  
 Operations oversight subcommittee for technology transfer office, 2008–2013  
 Mediation subcommittee for grievances, 2008–2013

**Recruiting senior staff:**

Member, search committee for the Director of Cornell’s Center for Technology Licensing, 2015  
 Member, search committee for the Director of Cornell’s Sponsored Programs Office, 2010, 2013

**Graduate studies:**

Member, Graduate Education Planning Task Force, 2009  
 Member, Research Advisory Group for Engineering, 2008–2009  
 Member, Review committee, Graduate School TOEFL Requirements, 2008–2012  
 Graduate Admissions Advisory Board, 2005

**Teaching:**

Advisory Board Member, Center for Teaching Excellence, 2011–2013  
 College of Engineering Teaching Awards Committee, 2003

**PUBLICATIONS**

(*underlined names are my students*)

**Book Chapter Contributions:**

*Communication*. Chapter 2 in “Event-based Neuromorphic Systems.” Wiley, 2015.

*Towards Large-Scale Neuromorphic Systems*. Chapter 16 in “Event-based Neuromorphic Systems.” Wiley, 2015.

**Articles:**

Filipp Akopyan, Carlos Tadeo Ortega Otero, and Rajit Manohar. Hybrid Synchronous-Asynchronous Tool Flow for Emerging VLSI Design. *IEEE International Workshop on Logic Synthesis*, June 2016.

Sandra Jackson and Rajit Manohar. Gradual Synchronization. *IEEE International Symposium on Asynchronous Circuits and Systems*, May 2016. (**Best paper finalist**)

Filipp Akopyan, Jun Sawada, Andrew Cassidy, Rodrigo Alvarez-Icaza, John Arthur, Paul Merolla, Nabil Imam, Yutaka Nakamura, Pallab Datta, Gi-Joon Nam, Brian Taba, Michael Beakes, Bernard Brezzo, Jente Kuang, Rajit Manohar, William Risk, Bryan Jackson, Dharmendra Modha. TrueNorth: Design and Tool Flow of a 65mW 1 Million Neuron Programmable Neurosynaptic Chip. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, **34**(10):1537–1557, October 2015. (**Keynote paper**)

Rajit Manohar. Comparing Stochastic and Deterministic Computing. *IEEE Computer Architecture Letters*, **14**(2):119–122, July-December 2015. (**Best of Computer Architecture Letters, 2015**)

Stephen Longfield, Brittany Nkounkou, Rajit Manohar, and Ross Tate. Preventing Glitches and Short Circuits in High-Level Self-Timed Chip Specifications. *Proc. 36th Annual ACM SIGPLAN Conference on Programming Language Design and Implementation*, pp. 270–279, June 2015.

Rajit Manohar and Yoram Moses. Analyzing Isochronic Forks with Potential Causality. *IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 69–76, May 2015. (**Best paper finalist**)

Robert Karmazin, Stephen Longfield, Carlos Tadeo Ortega Otero, and Rajit Manohar. Timing Driven Placement for Quasi Delay-Insensitive Circuits. *IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 45–52, May 2015.

Carlos Tadeo Ortega Otero, Jonathan Tse, and Rajit Manohar. AES Hardware-Software Co-Design in WSN. *IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 85–92, May 2015.

Carlos Tadeo Ortega Otero, Jonathan Tse, Robert Karmazin, Benjamin Hill, Rajit Manohar. Automatic Obfuscated Cell Layout for Trusted Split-Foundry Design. *IEEE International Symposium on Hardware-Oriented Security and Trust*, pp. 56–61, May 2015.

Giovanni Rovere, Nabil Imam, Rajit Manohar, and Chiara Bartolozzi. A QDI Asynchronous AER Serializer/Deserializer Link in 180nm for Event-Based Sensors for Robotic Applications. *Proc. International Symposium on Circuits and Systems*, pp. 2712–2715, May 2015.

Stephen Longfield and Rajit Manohar. Removing Concurrency for Rapid Functional Verification. *International Conference on Computer Aided Design*, pp. 332–339, November 2014.

Andrew S. Cassidy, Rodrigo Alvarez-Icaza, Filipp Akopyan, Jun Sawada, John V. Arthur, Paul A. Merolla, Pallab Datta, Marc Gonzalez Tallada, Brian Taba, Alexander Andreopoulos, Arnon Amir, Steven K. Esser, Jeff Kusnitz, Rathinakumar Appuswamy, Chuck Haymes, Bernard Brezzo, Roger Moussalli, Ralph Bellofatto, Christian Baks, Michael Mastro, Kai Schleupen, Charles E. Cox, Ken Inoue, Steve Millman, Nabil Imam, Emmett McQuinn, Yutaka Y. Nakamura, Ivan Vo, Chen Guo, Don Nguyen, Scott Lekuch, Sameh Asaad, Daniel Friedman, Bryan L. Jackson, Myron D. Flickner, William P. Risk, Rajit Manohar, and Dharmendra S. Modha. Real-time Scalable Cortical Computing at 46 Giga-Synaptic OPS/Watt with  $\approx 100x$  Speedup in Time-to-Solution and  $\approx 100,000x$  Reduction in Energy-to-Solution. *International Conference for High Performance Computing, Networking, Storage, and Analysis (Supercomputing)*, pp. 27–38, November 2014. (**ACM Gordon Bell Prize finalist**)

Paul A. Merolla, John V. Arthur, Rodrigo Alvarez-Icaza, Andrew S. Cassidy, Jun Sawada, Filipp Akopyan, Bryan L. Jackson, Nabil Imam, Chen Guo, Yutaka Nakamura, Bernad Brezzo, Ivan Vo, Steven K. Esser, Rathinakumar Appuswamy, Brian Taba, Arnon Amir, Myron D. Flickner, William P. Risk, Rajit Manohar, and Dharmendra Modha. A Million Spiking-Neuron Integrated Circuit with a Scalable Communication Network and Interface. *Science*, **345**(6197):668–673, August 2014. (**IBM Research Pat Goldberg Math/CS/EE Best Paper Award—first place**)

Benjamin Tang, Sunil Bhave, and Rajit Manohar. Low Power Asynchronous VLSI with NEM Relays. *IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 85–92, May 2014. (**Best paper finalist**)

Jaeyeon Kihm, François Guimbretière, Julia Karl, and Rajit Manohar. Using Asymmetric Cores to Reduce Power Consumption for Interactive Devices with Bi-stable Displays. *Proceedings of the ACM CHI Conference on Human Factors in Computing Systems*, pp. 1059–1062, April 2014.

Carlos Tadeo Ortega Otero, Jonathan Tse, Robert Karmazin, Benjamin Hill, and Rajit Manohar. UL-SNAP: An Ultra-low Power Event-Driven Microcontroller for Sensor Network Nodes. *Proceedings of the IEEE International Symposium on Quality Electronic Design*, pp. 667–674, March 2014.

François Guimbretière, Shenwei Liu, Han Wang, and Rajit Manohar. An Asymmetric Dual-Processor Architecture for Low Power Information Appliances. *ACM Transactions on Embedded Computing Systems*, **13**(4):1–19, February 2014.

Benjamin Hill, Robert Karmazin, Carlos Tadeo Ortega Otero, Jonathan Tse, and Rajit Manohar. A Split-Foundry Asynchronous FPGA. *Proceedings of the IEEE Custom Integrated Circuits Conference*, pp. 1–4, September 2013.

Saber Moradi, Nabil Imam, Rajit Manohar, and Giacomo Indiveri. A Memory-Efficient Routing Method for Large-Scale Spiking Neural Networks. *21st European Conference on Circuit Theory and Design*, pp. 1–4, September 2013.

Nabil Imam, Kyle Wecker, Jonathan Tse, Rob Karmazin, and Rajit Manohar. Neural Spiking Dynamics in Asynchronous Digital Circuits. *Proc. 2013 International Joint Conference on Neural Networks*, pp. 1–8 August 2013.

Robert Karmazin, Carlos Ortero, and Rajit Manohar. CellTK: Automated Layout for Asynchronous Circuits with Nonstandard Cells. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 58–66, May 2013.

Stephen Longfield and Rajit Manohar. Inverting Martin Synthesis for Verification. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 150–157, May 2013. (**Best paper award**)

Jonathan Tse, Benjamin Hill, and Rajit Manohar. A Bit of Analysis on Self-Timed Single-Bit On-Chip Links. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 124–133, May 2013.

Benjamin Tang, Stephen Longfield, Rajit Manohar, and Sunil Bhawe. Low Power ASIC GPS Tracking Loops: Quantifying the Trade-Offs Between Area, Power and Accuracy. *Proc. Institute of Navigation GNSS Technical Meeting*, September 2012.

John Arthur, Paul Merolla, Filipp Akopyan, Rodrigo Alvarez, Andrew Cassidy, Shyamal Chandra, Steven Esser, Nabil Imam, William Risk, Daniel Rubin, Rajit Manohar and Dharmendra Modha. Building Block of a Programmable Neuromorphic Substrate: A Digital Neurosynaptic Core. *Proc. 2012 International Joint Conference on Neural Networks*, pp. 1–8, June 2012.

Nabil Imam, Thomas A. Cleland, Rajit Manohar, Paul Merolla, John Arthur, Filipp Akopyan, and Dharmendra Modha. Implementation of Olfactory Bulb Glomerular Layer Computation in a Digital Neurosynaptic Core. *Frontiers of Neuromorphic Engineering*, **6**(83):1–13, June 2012.

Nabil Imam, Filipp Akopyan, Paul Merolla, John Arthur, Rajit Manohar, and Dharmendra Modha. A Digital Neurosynaptic Core Using Event-Driven QDI Circuits. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 25–32, May 2012. (**Best paper award**)

Basit Riaz Sheikh and Rajit Manohar. An Asynchronous Floating-Point Multiplier. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 89–96, May 2012.

Benjamin Tang, Stephen Longfield, Sunil Bhawe, and Rajit Manohar. A Low Power Asynchronous GPS Baseband Processor. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 33–40, May 2012.

T. Robert Harris, Shivam Priyadarshi, Samson Melamed, Carlos Ortero, Rajit Manohar, Steven R. Dooley, Nikhil M. Kriplani, W. Rhett Davis, Paul D. Franzon, and Michael B. Steer. A Transient Electrothermal Analysis of Three-Dimensional Integrated Circuits. *IEEE Transactions on Components and Packaging Technologies*, **2**(4):660–667, April 2012.

S. Priyadarshi, T. R. Harris, S. Melamed, C. Otero, N. Kriplani, C. E. Christoffersen, R. Manohar, S. R. Dooley, W. R. Davis, P. D. Franzon, and M. B. Steer. Dynamic electrothermal simulation of three dimensional integrated circuits using standard cell macromodels. *IET Circuits, Devices, and Systems* **6**(1):35–44, January 2012.

Basit Riaz Sheikh and Rajit Manohar. Energy-efficient Pipeline Templates for High Performance Asynchronous Circuits. *ACM Journal on Emerging Technologies in Computing Systems*, special issue on Asynchrony in System Design, **7**(4), December 2011.

Paul Merolla, John Arthur, Filipp Akopyan, Nabil Imam, Rajit Manohar, and Dharmendra Modha. A Digital Neurosynaptic Core Using Embedded Crossbar Memory with 45pJ per Spike in 45nm. *Proc. IEEE Custom Integrated Circuits Conference*, pp. 1–4, September 2011.

Nabil Imam and Rajit Manohar. Address-Event Communication Using Token-Ring Mutual Exclusion *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 99–108, April 2011.

Christopher LaFrieda, Benjamin Hill, and Rajit Manohar. An Asynchronous FPGA with Two-Phase Enable Scaled Routing. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 141–150, May 2010. (**Best paper finalist**)

Basit Sheikh and Rajit Manohar. An Operand-Optimized Asynchronous IEEE 754 Double-precision floating-point adder. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 151–162, May 2010. (**Best paper award**)

Carlos Ortero, Jonathan Tse, and Rajit Manohar. Static Power Reduction Techniques for Asynchronous Circuits. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 52–61, May 2010.

S. Ramaswamy, L. Rockett, D. Bostedo, R. Manohar, C. Kelly IV, J.L. Holt, V. Ekanayake, D. Elftmann, K. LaBel, M. Berg. Reconfigurable, High Density, High Speed, Radiation Hardened FPGA Technology. *Military and Aerospace Programmable Logic Devices International Conference*, September 2009.

Christopher LaFrieda and Rajit Manohar. Reducing Power Consumption with Relaxed Quasi Delay Insensitive Circuits. *Proc. IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 217–226, May 2009.

S. Ramaswamy, L. Rockett, D. Patel, S. Danziger, R. Manohar, C. Kelly, J. Holt, V. Ekanayake, D. Elftmann. A Radiation Hardened Reconfigurable FPGA. *Proceedings of the IEEE Aerospace Conference*, pp. 1–10, March 2009.

Filipp Akopyan, Carlos Otero, David Fang, Sandra J. Jackson, and Rajit Manohar. Variability in 3-D Integrated Circuits. *Proceedings of the IEEE Custom Integrated Circuits Conference*, pp. 659–662, September 2008.

Christopher LaFrieda, Engin Ipek, Jose Martinez, and Rajit Manohar. Utilizing dynamically coupled cores to form a resilient chip multiprocessor. *Proceedings of the International Conference on Dependable Systems and Networks*, pp. 317–326, June 2007.

David Fang, Christopher LaFrieda, Song Peng, and Rajit Manohar. A 3-Tier Asynchronous FPGA. *Proc. 23rd International VLSI/ULSI Multilevel Interconnection Conference*, September 2006.

Rajit Manohar. Reconfigurable Asynchronous Logic. *Proceedings of the IEEE Custom Integrated Circuits Conference*, pp. 13–20, September 2006.

Song Peng and Rajit Manohar. Yield enhancement of asynchronous logic circuits through 3-dimensional integration technology. *Proceedings of the ACM Great Lakes Symposium on VLSI*, April 2006.

Song Peng and Rajit Manohar. Self-healing Asynchronous Arrays. *Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 34–45, March 2006.

Filipp Akopyan, Rajit Manohar, and A. B. Apsel. A level-crossing Flash Asynchronous Analog-to-Digital Converter. *Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 11–22, March 2006. (**Best paper award**)

David Fang, Filipp Akopyan, and Rajit Manohar. Self-Timed Thermally Aware Circuits. *Proceedings of the IEEE Computer Society Annual Symposium on VLSI*, Karlsruhe, March 2006.

Yao-Win Hong, Anna Scaglione, Rajit Manohar, and Birsen Sirkeci-Mergen. Dense Sensor Networks are also Energy-efficient: when ‘more’ is ‘less’. *Proceedings of MILCOM 2005*, pp. 3127–3133, October 2005. (**Best paper award**)

Song Peng and Rajit Manohar. Efficient Failure Detection in Pipelined Asynchronous Circuits. *Proceedings of the IEEE Symposium on Defect and Fault Tolerance in VLSI Systems*, pp. 484–493, October 2005.

Song Peng and Rajit Manohar. Fault Tolerant Asynchronous Adders through Dynamic Self-reconfiguration. *Proceedings of the IEEE International Conference on Computer Design*, pp. 171–178, October 2005.

Christianto C. Liu, Jeng-Huei Chen, Rajit Manohar, and Sandip Tiwari. Mapping Multimedia Applications to 3-D System-on-Chip. *Proceedings of the 2005 IEEE International Symposium on Circuits and Systems*, pp. 2939–2942, May 2005.

David Fang, John Teifel, and Rajit Manohar. A High-Performance Asynchronous FPGA: Test Results. *2005 IEEE Symposium on Field-Programmable Custom Computing Machines*, pp. 271–272, April 2005.

Song Peng, David Fang, John Teifel, and Rajit Manohar. Automated Synthesis for Asynchronous FPGAs. *13th ACM International Symposium on Field-Programmable Gate Arrays*, pp. 163–173, March 2005.

Virantha Ekanayake, Clinton Kelly, IV, and Rajit Manohar. BitSNAP: Dynamic Significance Compression for a Low-Energy Sensor Network Asynchronous Processor. *Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems*, pp. 144–154, March 2005. (**Best paper finalist**)

Rajit Manohar and K. Mani Chandy.  $\Delta$ -dataflow Networks for Event Stream Processing. *Proc. IASTED International Conference on Parallel and Distributed Computing and Systems*, November 2004. (**Best paper award**)

John Teifel and Rajit Manohar. An Asynchronous Dataflow FPGA Architecture. *IEEE Transactions on Computers*, **53**(11):1376–1392, special issue on Field-Programmable Logic, November 2004.

David Biermann, Emin Gün Sirer, and Rajit Manohar. A Rate Matching-based Approach to Dynamic Voltage Scaling. *Proc. First Watson Conference on the Interaction between Architecture, Circuits, and Compilers*, October 2004.



Virantha Ekanayake, Clinton Kelly, IV, and Rajit Manohar. An Ultra Low Power Processor for Sensor Networks. *Proceedings of the Eleventh International Symposium on Architectural Support for Programming Languages and Operating Systems*, pp. 27–36, October 2004.

Christopher LaFrieda and Rajit Manohar. Fault Detection and Isolation Techniques for Quasi Delay-Insensitive Circuits. *Proceedings of the International Conference on Dependable Systems and Networks*, pp. 41–50, June 2004.

John Teifel and Rajit Manohar. Static Tokens: Using Dataflow to Automate Concurrent Pipeline Synthesis. *Proceedings of the 10th International Symposium on Asynchronous Circuits and Systems*, pp. 17–27, April 2004.

David Fang and Rajit Manohar. Non-Uniform Access Asynchronous Register Files. *Proceedings of the 10th International Symposium on Asynchronous Circuits and Systems*, pp. 78–85, April 2004.

John Teifel and Rajit Manohar. Highly Pipelined Asynchronous FPGAs. *12th ACM International Symposium on Field-Programmable Gate Arrays*, pp. 133–142, February 2004.

Clinton Kelly IV and Rajit Manohar. An Event-Synchronization Protocol for Parallel Simulation of Large-Scale Wireless Networks. *IEEE Symposium on Real Time and Distributed Simulation*, pp. 110–119, October 2003.

John Teifel and Rajit Manohar. Programmable Asynchronous Pipeline Arrays. *Proceedings of the 13th International Conference on Field Programmable Logic and Applications*, pp. 345–354, September 2003.

Rajit Manohar and Anna Scaglione. Power Optimal Routing in Wireless Networks. *IEEE International Conference on Communications*, pp. 2979–2984, May 2003.

Virantha Ekanayake and Rajit Manohar. Asynchronous DRAM Design and Synthesis. *Proceedings of the Ninth International Symposium on Asynchronous Circuits and Systems*, pp. 174–183, May 2003.

John Teifel and Rajit Manohar. A High Speed Clockless Serial Link Transceiver. *Proceedings of the Ninth International Symposium on Asynchronous Circuits and Systems*, pp. 151–161, May 2003.

Clinton Kelly, IV, Virantha Ekanayake, and Rajit Manohar. SNAP: A Sensor Network Asynchronous Processor. *Proceedings of the Ninth International Symposium on Asynchronous Circuits and Systems*, pp. 24–33, May 2003.

John Teifel, David Fang, David Biermann, Clinton Kelly, IV, and Rajit Manohar. Energy-Efficient Pipelines. *Proceedings of the Eighth International Symposium on Asynchronous Circuits and Systems*, pp. 23–33, March 2002.

Rajit Manohar. Scalable Formal Design Methods for Asynchronous VLSI. Invited article, *Proceedings of the 29th Annual ACM SIGPLAN/SIGACT Symposium on Principles of Programming Languages*, pp. 245–246, January 2002.

Rajit Manohar and Clinton Kelly, IV. Network on a Chip: Modeling Wireless Networks with Asynchronous VLSI. *IEEE Communications Magazine*, Vol. 39, No. 11, pp. 149–155, November 2001.

Rajit Manohar. Width-Adaptive Data Word Architectures. *Proceedings of the 2001 Conference on Advanced Research in VLSI*, pp. 112–129, March 2001.

Rajit Manohar, Mika Nyström, and Alain J. Martin. Precise Exceptions in Asynchronous Processors. *Proceedings of the 2001 Conference on Advanced Research in VLSI*, pp. 16–28, March 2001.

Rajit Manohar. An Analysis of Reshuffled Handshaking Expansions. *Proceedings of the Seventh International Symposium on Asynchronous Circuits and Systems*, pp. 96–105, March 2001.

Rajit Manohar. The Entropy of Traces in Parallel Computation. *IEEE Transactions on Information Theory*, **45**(5):1606–1608, July 1999.

Rajit Manohar, Tak-Kwan Lee, and Alain J. Martin. Projection: A Synthesis Technique for Concurrent Systems. *Proceedings of the Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems*, pp. 125–134, April 1999.

K. Rustan M. Leino and Rajit Manohar. Joining Specification Statements. *Theoretical Computer Science*, **216**:375–394, March 1999.

Rajit Manohar and José A. Tierno. Asynchronous Parallel Prefix Computation. *IEEE Transactions on Computers*, **47**(11):1244–1252, November 1998.

Rajit Manohar and Alain J. Martin. Slack Elasticity in Concurrent Computing. *Proceedings of the Fourth International Conference on the Mathematics of Program Construction*, Lecture Notes in Computer Science 1422, pp. 272–285, Springer-Verlag, June 1998.

Alain J. Martin, Andrew Lines, Rajit Manohar, Mika Nyström, Paul Penzes, Robert Southworth, Uri V. Cummings, and Tak-Kwan Lee. The Design of an Asynchronous MIPS R3000 microprocessor. *Proceedings of the 17th Conference on Advanced Research in VLSI*, pp. 164–181, September 1997.

Donald Dabdub and Rajit Manohar. Performance and Portability of an Air Quality Model. *Parallel Computing*, Special Issue on Regional Weather Models, **23**(14):2187–2200, 1997.

José A. Tierno, Rajit Manohar, and Alain J. Martin. The Energy and Entropy of VLSI Computations. *Proceedings of the Second International Symposium on Advanced Research in Asynchronous Circuits and Systems*, pp. 188–196, March 1996.

Rajit Manohar and Alain J. Martin. Quasi-delay-insensitive circuits are Turing-complete. Invited article, *Second International Symposium on Advanced Research in Asynchronous Circuits and Systems*, March 1996. Available as Caltech technical report CS-TR-95-11, November 1995.

Rajit Manohar and K. Rustan M. Leino. Conditional Composition. *Formal Aspects of Computing*, **7**(6):683–703, 1995.

K. Mani Chandy, Rajit Manohar, Berna L. Massingill, and Daniel I. Meiron. Integrating Task and Data Parallelism using the Group Communication Archetype. *Proceedings of the Ninth International Parallel Processing Symposium*, pp. 724–733, 1995.

#### Other Articles:<sup>‡</sup>

Wenmian Hua and Rajit Manohar. Exact Timing Analysis for Concurrent Systems. *Design Automation Conference* work-in-progress session, June 2016.

Rajit Manohar, Clinton W. Kelly, IV, J. Holt, Chris Liu, Leonard Rockett, Dinu Patel, Steven Danziger, S. Ramaswamy, Ken LaBel. Reconfigurable, High Density Gigahertz Speed Low Power Radiation Hardened FPGA Technology. *Military and Aerospace FPGA and Applications Meeting*, November 2007.

Rajit Manohar, Clinton W. Kelly, IV, J. Holt, Chris Liu, Leonard Rockett, Dinu Patel, Steven Danziger. Development of Reprogrammable, Low Power, High Density, High Speed RADHARD FPGAs using Proven Commercial Technology and RADHARD-by-Process Techniques. *Government Microcircuit Applications and Critical Technology Conference*, Lake Buena Vista, FL, March 2007.

---

<sup>‡</sup> Less stringent review process compared to papers listed earlier.

Jon Russo, Mohammed Amduka, Keith Pendersen, Richard Lethin, Jonathan Springer, Rajit Manohar, Rami Melhem. Enabling Cognitive Architectures for UAV Mission Planning. *Proceedings of the High Performance Embedded Computing Workshop*, September 2006. (**Best paper award**)

Rajit Manohar, Clinton W. Kelly, IV, J. Holt, Chris Liu, Leonard Rockett, Dinu Patel, Steven Danziger. Application of Low Power, High Density, Gigahertz Speed Commercial FPGA Technology to High Radiation Applications using RADHARD-by-Process Techniques. *9th Military and Aerospace Programmable Logic Devices International Conference*, Washington, DC, September 2006.

Rajit Manohar. Asynchronous Logic for Cryogenic Applications. *IMAPS Advanced Technology Workshop on Reliability of Advanced Electronic Packages and Devices in Extreme Cold Environments*, Pasadena, CA, February 2005.

Rajit Manohar. A Case for Asynchronous Computer Architecture. *Proceedings of the ISCA Workshop on Complexity-Effective Design*, June 2000.

Rajit Manohar and Mark Heinrich. A Case for Asynchronous Active Memories. *Proceedings of the ISCA Workshop on Solving the Memory Wall*, June 2000.

### Patents:

(those with an asterisk have been licensed or assigned to companies)

#### Caltech

\* Rajit Manohar and Alain J. Martin. *Parallel prefix operations in asynchronous processors*. US Patent 5,999,961, December 1999.

Rajit Manohar, Mika Nyström, and Alain J. Martin. *Exception Processing in Asynchronous Processors*. US Patent 6,301,655, October 2001.

\* Alain J. Martin, Andrew Lines, Rajit Manohar, Mika Nyström, Uri Cummings. *Pipelined Asynchronous Processing*. US Patent 6,381,692, April 2002.

\* Alain J. Martin, Andrew Lines, Rajit Manohar, Mika Nyström, Uri Cummings. *Pipelined Asynchronous Processing*. US Patent 6,658,550, December 2003.

Mika Nyström, Rajit Manohar, and Alain J. Martin. *Method and Apparatus for a Failure-free Synchronizer*. US Patent 6,690,203, February 2004.

#### Cornell

\* Rajit Manohar and John Teifel. *Programmable Asynchronous Pipeline Arrays*. US Patent 7,157,934, January 2007.

David Fang, Filipp Akopyan, Rajit Manohar. *Self-Timed Thermally Aware Circuits and Methods of Use Thereof*. US Patent 7,411,436, August 2008.

Filipp Akopyan, Rajit Manohar, A. B. Apsel. *Asynchronous Analog-to-Digital converter and method*. US Patent 7,466,258, December 2008.

Rajit Manohar and Clinton Kelly, IV. *Event Synchronization Protocol for Scalable Simulation of Large-Scale Wireless Networks*. US Patent 7,564,809, July 2009.

Rajit Manohar and Clinton Kelly, IV. *Sensor-Network Processor Using Event-Driven Architecture*. US Patent 7,788,332, August 2010.

\* Filipp Akopyan, John Arthur, Rajit Manohar, Paul Merolla, Dharmendra S. Modha, Alyosha Molnar, William Risk. *Neuromorphic Event-Driven Neural Computing Architecture in a Scalable Neural Network*. US Patent 8,909,576, December 2014.

\* Filipp Akopyan, John Arthur, Rajit Manohar, Paul Merolla, Dharmendra S. Modha, Alyosha Molnar, William Risk. *Neuromorphic Event-Driven Neural Computing Architecture in a Scalable Neural Network*. US Patent 9,269,044, February 2016.

Rajit Manohar and Basit Sheikh. *Operand-Optimized Asynchronous Floating-Point Units*. Patent pending.

Jonathan Tse, Carlos Otero, Rajit Manohar. *Systems and Methods for Zero-delay Wakeup for Power Gated Asynchronous Pipelines*. Patent pending.

Basit Riaz Sheikh, Rajit Manohar. *Energy-efficient Pipeline Templates for High-Performance Asynchronous Circuits*. Patent pending.

\* Benjamin Tang, Stephen Longfield, Rajit Manohar, Sunil Bhawe. *Asynchronous GPS baseband processor*. Patent pending.

Sandra Jackson and Rajit Manohar. *Method for Gradual Synchronization in Globally Asynchronous Locally Synchronous Systems*. Patent pending.

Robert Karmazin, Carlos Otero, and Rajit Manohar. *Automated Layout for Integrated Circuits with Non-standard Cells*. Patent pending.

#### Other

\* Rajit Manohar and Clinton Kelly, IV. *Fault Tolerant Asynchronous Circuits*. US Patent 7,504,851, March 2009.

\* Rajit Manohar and Clinton Kelly, IV. *Fault Tolerant Asynchronous Circuits*. US Patent 7,505,304, March 2009.

\* Rajit Manohar. *Systems and Methods for Performing Automated Conversion of Representations of Synchronous Circuit Designs to and from Representations of Asynchronous Circuit Designs*. US Patent 7,610,567, October 2009.

\* Rajit Manohar. *Methods and Systems for Converting a Synchronous Circuit Fabric into an Asynchronous Dataflow Circuit Fabric*. US Patent 7,614,029, November 2009.

\* Rajit Manohar, Gregor Martin, J. Holt. *Synchronous to Asynchronous Logic Conversion*. US Patent 7,739,628. June 2010.

\* Rajit Manohar, Clinton Kelly IV. *Fault Tolerant Asynchronous Circuits*. US Patent 7,741,864, June 2010.

\* Rajit Manohar and Clinton Kelly, IV. *Reconfigurable Logic Fabrics for Integrated Circuits and Systems and Methods for Configuring Reconfigurable Logic Fabrics*. US Patent 7,880,499, February 2011.

\* Rajit Manohar, Clinton Kelly, IV, Virantha Ekanayake, Christopher LaFrieda, Hong Tam, Ilya Ganusov, Raymond Nijssen, Marcel van der Goot. *Asynchronous Conversion Circuitry: Apparatus, Systems, and Methods*. US Patent 7,900,078, March 2011.

\* Raymond Nijssen, Kamal Chaudhary, Rajit Manohar, Christopher LaFrieda, Clinton Kelly IV, Virantha Ekanayake. *One Phase Logic*. US Patent 7,932,746, April 2011.

\* Rajit Manohar, Clinton Kelly IV, Virantha Ekanayake. *Asynchronous Circuit Representations of Synchronous Circuit with Asynchronous Inputs*. US Patent 7,982,502, July 2011.

\* Rajit Manohar, Clinton Kelly IV. *Fault Tolerant Asynchronous Circuits*. US Patent 8,004,877, August 2011.

- \* Rajit Manohar, Clinton Kelly, IV, Virantha Ekanayake, Christopher LaFrieda, Hong Tam, Ilya Ganusov, Raymond Nijssen, Marcel van der Goot. *Asynchronous Conversion Circuitry: Apparatus, Systems, and Methods*. US Patent 8,078,899, December 2011.
- \* Gael Paul, Deny Scharf, Rajit Manohar. *Logic performance in cyclic structures*. US Patent 8,104,004, January 2012.
- \* Raymond Nijssen, Kamal Chaudhary, Rajit Manohar, Christopher LaFrieda, Clinton Kelly IV, Virantha Ekanayake. *One Phase Logic*. US Patent 8,106,683, January 2012.
- \* Rajit Manohar, Clinton Kelly IV. *Reconfigurable logic fabrics for integrated circuits and systems and methods for configuring reconfigurable logic fabrics*. US Patent 8,125,242, February 2012.
- \* Rajit Manohar, Clinton Kelly IV, Virantha Ekanayake, Gael Paul. *Reset mechanism conversion*. US Patent 8,161,435, April 2012.
- \* Rajit Manohar, Ilya Ganusov, Virantha Ekanayake, Kamal Chaudhury, Clinton Kelly IV. *Non-predicated to predicated conversion of asynchronous representations*. US Patent 8,191,019, May 2012.
- \* Rajit Manohar, Clinton Kelly IV. *Fault Tolerant Asynchronous Circuits*. US Patent 8,222,915, July 2012.
- \* Virantha Ekanayake, Clinton Kelly, Rajit Manohar, Christopher LaFrieda, Gael Paul, Raymond Nijssen, Marcel van der Goot. *Token enhanced asynchronous conversion of synchronous circuits*. US Patent 8,234,607, July 2012.
- \* Rajit Manohar, Gregor Martin, J. Holt. *Synchronous to asynchronous logic conversion*. US Patent 8,291,358, October 2012.
- \* Virantha Ekanayake, Clinton Kelly, Rajit Manohar. *Programmable crossbar structures in asynchronous systems*. US Patent 8,300,635, October 2012.
- \* Rajit Manohar, Clinton Kelly, Virantha Ekanayake, Gael Paul, Raymond Nijssen, Marcel van der Goot. *Multi-clock asynchronous logic circuits*. US Patent 8,301,933, October 2012.
- \* Rajit Manohar. *Converting a synchronous circuit design into an asynchronous design*. US Patent 8,375,339, February 2013.
- \* Rajit Manohar, Clinton Kelly IV, Virantha Ekanayake, Gael Paul. *Reset mechanism conversion*. US Patent 8,443,315, May 2013.
- \* Rajit Manohar. *Automated conversion of synchronous to asynchronous circuit design representations*. US Patent 8,453,079, May 2013.
- \* Raymond Nijssen, Kamal Chaudhary, Rajit Manohar, Christopher LaFrieda, Clinton Kelly IV, Virantha Ekanayake. *One Phase Logic*. US Patent 8,593,176, November 2013.
- \* Rajit Manohar, Clinton Kelly IV. *Reconfigurable logic fabrics for integrated circuits and systems and methods for configuring reconfigurable logic fabrics*. US Patent 8,575,959, November 2013.
- \* Rajit Manohar, Gael Paul, Raymond Nijssen, Marcel van der Goot, Clinton Kelly, Virantha Ekanayake. *Asynchronous systems analysis*. US Patent 8,661,378, February 2014.
- \* Rajit Manohar, Clinton Kelly. *Reconfigurable logic fabrics for integrated circuits and systems and methods for configuring reconfigurable logic fabrics*. US Patent 8,949,759, February 2015.
- \* Rajit Manohar, Clinton Kelly, Virantha Ekanayake. *Asynchronous pipelined interconnect architecture with fanout support*. US Patent 8,964,795, February 2015.
- \* Virantha Ekanayake, Clinton Kelly, Rajit Manohar. *Asynchronous pipelined interconnect architecture with fanout support*. US Patent 9,344,385, May 2016.