|
|
Magic Mailing List |
|
From: Jeff Sondeen (sondeen AT ISI DOT EDU) Date: Fri Feb 21 2003 - 14:16:36 EST
well, how do you think the FPGA chip was implemented? (as one example of many chips that can't be described with synthesizable verilog code). /jeff Atif Nadeem writes: > > Hi, > > So far as what I can understans is there are two ways for vlsi design. Is'nt it? > > i) you got verilog code and give it to logic synthesis tools (like Xilinx) which give you the gatelevel netlist of your verilog code and then you connect your FPGA board to usb port and the xilinx will load that gatelevel netlist to FPGA and you can test it and can use it for different applications just as like a chip. > > ii) Now the second way is to got verilog code and give it to logic synthesis tools which give you the gatelevel netlist of your verilog code then use the lay out design of netlist (using magic) and then fabricate your layout design into a chip and use it for applications. > > I can't understand if the first technique i.e FPGA is very simple and easy to adopt, then why to bother the complex 2nd technique i.e of layout design and fab? I mean what power lies in using layout flow which you cannot get from FPGA flow? > > (may be I'm wrong somewhere in describing the above two flows but its my understanding, please correct me if so). > > Regards > > Atif > > > > --------------------------------- > Do you Yahoo!? > Yahoo! Tax Center - forms, calculators, tips, and more > <P>Hi,</P> > <P>So far as what I can understans is there are two ways for vlsi design. Is'nt it?</P> > <P>i) you got verilog code and give it to logic synthesis tools (like Xilinx) which give you the gatelevel netlist of your verilog code and then you connect your FPGA board to usb port and the xilinx will load that gatelevel netlist to FPGA and you can test it and can use it for different applications just as like a chip.</P> > <P>ii) Now the second way is to got verilog code and give it to logic synthesis tools which give you the gatelevel netlist of your verilog code then use the lay out design of netlist (using magic) and then fabricate your layout design into a chip and use it for applications.</P> > <P>I can't understand if the first technique i.e FPGA is very simple and easy to adopt, then why to bother the complex 2nd technique i.e of layout design and fab? I mean what power lies in using layout flow which you cannot get from FPGA flow?</P> > <P>(may be I'm wrong somewhere in describing the above two flows but its my understanding, please correct me if so).</P> > <P>Regards</P> > <P>Atif</P><p><br><hr size=1>Do you Yahoo!?<br> > <a href="http://rd.yahoo.com/finance/mailtagline/*http://taxes.yahoo.com/">Yahoo! Tax Center</a> - forms, calculators, tips, and more
|
|
|
|