|
Magic Mailing List |
|
From: cfk (cfk AT pacbell DOT net) Date: Mon Mar 31 2003 - 16:34:15 EST
Dear John:
The three most useful books that I have to probably pertain to where you
are and where you are trying to go are: CMOS IC LAYOUT by Dan Clein, CMOS
CIRCUIT DESIGN, LAYOUT & SIMULATION by Baker,Li,Boyce and ANALOG BEHAVORIAL
MODELING WITH VERILOG-A by Fitzpatrick. Clein is a little Tanner-centric and
Boyce is a little LASI-centric, but both are pretty good at trying to brige
the gap twixt FPGA and IC layout, at least for me. I suggest Fitzpatrick as
the temperature and RF portions of your design could be modeled as Verilog-A
(at least heres a chance to look into the Verilog-A thing, I think it will
become much more important over the next year or so). If these start-out at
too advanced a level for you, then the most basic books I have are both
written by Christopher Saint (IC LAYOUT BASICS, followed by IC MASK DESIGN).
I recently finished a VLSI physical design extension course at UCSD and
these were the textbooks we used.
On the temperature measurement, since Intel and others have implemented
temp sensors inside their CPU's, I would imagine a wealth of information can
be obtained along those lines. Whether you wish to measure the DC current
through a diode or the change in frequency of an oscillator will be a
function of the temperature coefficients of the various parts of the design
you are contemplating. Remember that the CMOS transistors, capacitors and
resistors themselves have temperature (and voltage) coefficients and you
will need to understand and model that (Thats why I suggested the Verilog-A)
to ensure you have a predictable, repeatable, accurate within 1 degreeF
concept. Concepts from times past of Whetstone bridges and compensation
networks with positive and negative temp coefficient parts come to mind. I
once designed a thin-film hybrid for Lockheed with hi accuracy measurement
of strain over -65C <> +125C temp range for a rocket system and used
negative tempco resistor chips in series with positive tempco resistor chips
and selected chips to match the overall gain and then tested the hybrids in
a temperature chamber (That was 30 years ago, but I would imagine the
modeling concepts with pos/neg coefficients are valid for where you want to
go).
----- Original Message -----
From: "John Griessen" <john_g AT cibolo DOT com>
To: <magic-dev AT csl DOT cornell.edu>
Sent: Monday, March 31, 2003 9:22 AM
Subject: magic-7.2.32 tutorials, books
> On Sun, 2003-03-30 at 15:08, cfk wrote:
> > Dear John:
> > Well, the tutorials are a great start.
> .
> .
> > make a few
> > conceptual drawings of a proposed chip with pads and even make some
subcell
> > hierarchy and drop in a prototypical PCI interface (just I/O defined,
> > nothing more complicated then that). I was able to do a 'plot postscript
> > <file>.ps', load it with a postscript editor in Linux (I use gimp) and
print
> > out a color plot of the floorplan of a proposed chip.
>
> [jg]Sounds great for consultant presentations to company chiefs!
>
>
> >
> > On the RFID, --- Before just suggesting books, perhaps you could
> > tell us which ones you already have
>
> [jg]Chip design books: Verilog HDL, Designer's Guide to VHDL 2nd ed.
> Principles of Verifiable RTL design, then the old textbooks from
> 1979... I am planning to pull in others for the RF part, and likely just
> buy that from a RFID design/foundry company. I would appreciate
> suggestions for minimalist analog design of a no-external-parts
> temperature sensor to go along with the RFID function. Things like how
> to build temperature independent voltage references and compare to
> temperature dependent diode voltage analogous to temperature to +/- 1
> degree F accuracy. I imagine converting voltage to a frequency or a
> number and passing numbers through a look up table, (in an off-chip part
> of the system), to get temperature without necessarily even having
> volatile/non-volatile memory cells on chip..
>
> > perhaps we can suggest a few
> > interesting ones for your project.
|
|
|
|