• Previous message: Martin, Mark: "RE: why layout instead of simple FPGA?"
• In reply to: Martin, Mark: "RE: why layout instead of simple FPGA?"
• Next in thread: Jeff Sondeen: "Re: why layout instead of simple FPGA?"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Martin, Mark wrote:

> Where to begin?
>  
> 1. Performance.  Pick a metric, power, speed, chip area - a good 
> custom design can beat an FPGA
> 2. Cost (if large quantities are needed a custom chip beats an FPGA)
> 3. last time I checked the real world is analog and any mixed signal 
> operation can't be done on an FPGA
> 4. Any form of HDL isn't VLSI design!
> 5. REAL VLSI is done at the transistor level.
> 6. ASIC doesn't equal VLSI
>  
> These are the answers I give my students when they ask this is or 
> similar questions.
>  
> Mark
>
>     ...
>


Just wanted to add something to this as well:


    customer: ..and we need around 10k of those chips a month.
    me: ok, no problem - FPGA's ok?
    customer: <click>

 -erik

• Next message: atummala: "magic compile on Solaris"
• Previous message: Martin, Mark: "RE: why layout instead of simple FPGA?"
• In reply to: Martin, Mark: "RE: why layout instead of simple FPGA?"
• Next in thread: Jeff Sondeen: "Re: why layout instead of simple FPGA?"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]