• Previous message: cfk: "Re: Saturday, I give up"
• In reply to: cfk: "Re: Saturday, I give up"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Let me restate my goals for this project I have embarked on. To begin with,
I have a modest tutorial on my web site to help magic users at
http://home.pacbell.net/cfk/invtutck1.html using the default technology of
SCMOS. I think it would be a help to the magic community to make another
tutorial. This next one should use a submicron technology file. I am
thinking SCN6M_DEEP.09.TSMC which is the technology for 0.18micron from
TSMC. Along with that should correlate the page Jeff Sondeen so kindly
provided
http://www.mosis.org/cgi-bin/cgiwrap/umosis/swp/params/tsmc-018/t34b_mm_non_
containing spice bsim3.3 models from actual wafer runs of 0.18micron
technology at TSMC.

The key issue that I seem to be stuck on is the bsim model shown above. On
my web site at http://home.pacbell.net/cfk/invtutck1.html, I have tried to
take the circuit there and change the model to the NMOS and PMOS on the
mosis link above, but there are warnings and errors. I would like to get
this to simulate warning and error free before proposing a tutorial on the
net.

The reason I went searching for a different level yesterday is that the
tclspice src directory does not include the parameters XL & XW in the bsim3
code. It is in the bsim4 code in tclspice, so I proposed there was a
potential level incantation issue.

This is not a project for my employer, it is rather a project intended to
help magic users deal more easily with sub-micron geometry. I am hoping that
some who are more knowledgeable then I will help put this together for all
of us.

Charles

• Next message: Michael Doster: "Re: [Ngspice-users] Re: Saturday, I give up"
• Previous message: cfk: "Re: Saturday, I give up"
• In reply to: cfk: "Re: Saturday, I give up"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]