Asynchronous VLSI and Architecture
Cornell University


Home
People
Research
Teaching
Publications
Chips
News
 

Synthesis Methods and Tools

As part of our larger design efforts, we also investigate design methodologies and tools for asynchronous systems. We have developed a significant synthesis tool suite, and the theory that supports this tool suite is contained in some of the papers below.

Most of the theory we have developed is a direct result of problems encountered when using existing synthesis methods for asynchronous design. Therefore, we have not developed any new theory unless that extension was useful in some design effort.

Students

Filipp Akopyan
David Fang
Sandra Jackson
Song Peng (Ph.D. 2006)
John Teifel (Ph.D. 2004)

Publications

Song Peng, David Fang, John Teifel, and Rajit Manohar. Automated Synthesis for Asynchronous FPGAs. 13th ACM International Symposium on Field Programmable Gate Arrays, February 2005. (abstract, pdf, ps)

John Teifel and Rajit Manohar. Static Tokens: Using Dataflow to Automate Concurrent Pipeline Synthesis. Proceedings of the 10th International Symposium on Asynchronous Circuits and Systems, April 2004.

Rajit Manohar. Scalable Formal Design Methods for Asynchronous VLSI. Proceedings of the 29th ACM SIGPLAN/SIGACT Conference on the Principles of Programming Languages, Portland, OR, January 2002.

Rajit Manohar. An Analysis of Reshuffled Handshaking Expansions. Proceedings of the 7th International Symposium on Asynchronous Circuits and Systems, pp. 96--105, Salt Lake City, Utah, March 2001. (abstract, ps)

Rajit Manohar, Tak-Kwan Lee, and Alain J. Martin. Projection: A Synthesis Technique for Concurrent Systems. Proceedings of the 5th International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 125--134, April 1999. (abstract, ps)


webmaster@vlsi.cornell.eduIthaca . Directions to CSL