| |
Publications organized by research area
are listed with pages describing the area. Note that publications
are provided here only to ensure timely dissemination of technical
work on a non-commercial basis. Copyright are maintained by the authors
or by other copyright holders. It is understood that all persons viewing
this information will adhere to the terms and constraints invoked by each
author's copyright.
[Papers] [Theses] [Reports]
- Refereed Papers:
- Filipp Akopyan, Carlos Tadeo Ortega Otero, David Fang, Sandra Jackson, and Rajit Manohar.
Variability in 3-D Integrated Circuits.
Proceedings of the IEEE Custom Integrated Circuits Conference, September 2008.
(abstract)
- Christopher LaFrieda, Engin Ipek, Jose Martinez, and Rajit Manohar.
Utilizing dynamically coupled cores to form a resilient chip multiprocessor.
Proc. International Conference on Dependable Systems and Networks, June 2007.
(abstract, pdf)
- Rajit Manohar, Clinton Kelly IV, et al.
Development of Reprogrammable Low Power High Density High Speed RADHARD FPGAs.
Government Microcircuit Applications and Critical Technology Conference, March 2007.
- Rajit Manohar.
Reconfigurable Asynchronous Logic.
Proceedings of the IEEE Custom Integrated Circuits Conference, September 2006.
(abstract, pdf)
- David Fang, Christopher LaFrieda, Song Peng, and Rajit Manohar.
A 3-Tier Asynchronous FPGA.
Proceedings of the 23rd International VLSI/ULSI Multilevel Interconnection Conference, September 2006.
(abstract, pdf)
- Jon Russo, Mohammed Amduka, Keith Pendersen, Richard Lethin, Jonathan Springer, Rajit Manohar, Rami Melhem.
Enabling Cognitive Architectures for UAV Mission Planning.
Proceedings of the High Performance Embedded Computing Workshop, September 2006.
(abstract, pdf)
- Rajit Manohar, Clinton Kelly IV, John Lofton Holt, Chris Liu, Leonard Rockett, Dinu Patel, Steven Danzinger.
Application of Low Power High Density Gigahertz Speed Commercial FPGA Technology to High Radiation Applications using RADHARD-by-Process Techniques.
Proceedings of the 9th Military and Aerospace Programmable Logic Devices International Conference, September 2006.
(abstract)
- Song Peng and Rajit Manohar.
Yield Enhancement of Asynchronous Logic Circuits through 3-Dimensional Integration Technology.
Proceedings of the ACM Great Lakes Symposium on VLSI, April 2006.
(abstract, pdf)
- Song Peng and Rajit Manohar.
Self-healing Asynchronous Arrays.
Proceedings of the 12th International Symposium on Asynchronous Circuits and Systems, March 2006.
(abstract, pdf)
- Filipp Akopyan, Rajit Manohar, and Alyssa Apsel.
A level-crossing Flash Asynchronous Analog-to-Digital Converter.
Proceedings of the 12th International Symposium on Asynchronous Circuits and Systems, March 2006.
(abstract, pdf)
- David Fang, Filipp Akopyan, and Rajit Manohar.
Self-Timed Thermally Aware Circuits.
IEEE Computer Society Annual Symposium on VLSI, March 2006.
(abstract, pdf)
- Song Peng and Rajit Manohar.
Efficient Failure Detection in Pipelined Asynchronous Circuits.
Proceedings of the IEEE Symposium on Defect and Fault Tolerance in VLSI Systems, October 2005.
(abstract, pdf)
- Song Peng and Rajit Manohar.
Fault Tolerant Asynchronous Adders through Dynamic Self-reconfiguration.
Proceedings of the IEEE International Conference on Computer Design, October 2005.
(abstract, pdf)
- Yao-Win Hong, Birsen Sirkeci-Mergen, Anna Scaglione, and Rajit Manohar.
Dense Sensor Networks are also Energy-efficient: when `more' is `less'.
Proceedings of MILCOM 2005, October 2005.
(abstract, pdf)
- Christianto C. Liu, Jeng-Huei Chen, Rajit Manohar, and Sandip Tiwari.
Mapping Multimedia Applications to 3-D System-on-Chip .
Proceedings of the 2005 IEEE International Symposium on Circuits and Systems, May 2005.
- David Fang, John Teifel, and Rajit Manohar.
A High-Performance Asynchronous FPGA: Test Results.
2005 IEEE Symposium on Field-Programmable Custom Computing Machines, April 2005.
(abstract, pdf)
- Virantha Ekanayake, Clinton Kelly IV, and Rajit Manohar.
BitSNAP: Dynamic Significance Compression for a Low Power Sensor Network Asynchronous Processor.
Proceedings of the 11th IEEE International Symposium on Asynchronous Circuits and Systems, March 2005.
(abstract, pdf, ps)
- Song Peng, David Fang, John Teifel, and Rajit Manohar.
Automated Synthesis for Asynchronous FPGAs.
13th ACM International Symposium on Field Programmable Gate Arrays, February 2005.
(abstract, pdf, ps)
-
John Teifel and Rajit Manohar.
An Asynchronous Dataflow FPGA Architecture.
IEEE Transactions on Computers, Special issue on Field-Programmable
Logic, November 2004.
- Rajit Manohar and K. Mani Chandy.
Δ-Dataflow Networks for Event Stream Processing.
Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Systems, November 2004.
(abstract, pdf, ps)
- Virantha Ekanayake, Clinton Kelly IV, and Rajit Manohar.
An Ultra-low-power Processor for Sensor Networks.
Proceedings of the 11th International Conference on Architectural Support for Programming Languages and Operating Systems, October 2004.
(abstract, pdf, ps)
- David Biermann, Emin Gün Sirer, and Rajit Manohar.
A Rate Matching-based Approach to Dynamic Voltage Scaling.
Proceedings of the First Watson Conference on the Interaction between Architecture, Circuits, and Compilers, October 2004.
(abstract, pdf, ps)
- Christopher LaFrieda and Rajit Manohar.
Robust Fault Detection and Isolation Techniques for Quasi Delay-Insensitive Circuits.
Proceedings of the International Conference on Dependable Systems and Networks, July 2004.
(abstract, pdf, ps)
-
David Fang and Rajit Manohar.
Non-Uniform Access Asynchronous Register Files.
Proceedings of the 10th International Symposium on Asynchronous Circuits and Systems, April 2004.
(abstract, pdf, ps)
-
John Teifel and Rajit Manohar.
Static Tokens: Using Dataflow to Automate Concurrent Pipeline Synthesis.
Proceedings of the 10th International Symposium on Asynchronous Circuits and
Systems, April 2004.
(abstract, pdf, ps)
-
John Teifel and Rajit Manohar.
Highly Pipelined Asynchronous FPGAs.
12th ACM International Symposium on Field-Programmable Gate Arrays,
Monterey, CA, February 2004.
[Please see abstract].
(abstract, pdf, ps)
-
Clinton Kelly, IV and
Rajit Manohar.
An Event-Synchronization Protocol for Parallel Simulation of Large-Scale Wireless Networks.
Seventh IEEE International Symposium on Distributed Simulation and Real Time Applications, October 2003.
(abstract,
pdf,
ps)
-
John Teifel and Rajit Manohar.
Programmable Asynchronous Pipeline Arrays.
Proceedings of the 13th International Conference on Field Programmable Logic
and Applications, Lisbon, Portugal, September 2003.
(abstract,
pdf)
-
Clinton Kelly IV,
Virantha Ekanayake, and Rajit Manohar.
SNAP: A Sensor Network Asynchronous Processor.
Proceedings of the Ninth International Symposium on Asynchronous Circuits and Systems, Vancouver, BC, May 2003.
(abstract, pdf, ps)
-
John Teifel
and Rajit Manohar.
A High Speed Clockless Serial Link Tranceiver.
Proceedings of the Ninth International Symposium on Asynchronous Circuits and Systems, Vancouver, BC, May 2003.
(abstract, pdf, ps)
-
Virantha Ekanayake and Rajit Manohar.
Asynchronous DRAM Design and Synthesis.
Proceedings of the Ninth International Symposium on Asynchronous Circuits and Systems, Vancouver, BC, May 2003.
(abstract, pdf, ps)
-
Rajit Manohar
and Anna Scaglione.
Power Optimal Routing in Wireless Networks.
IEEE International Conference on Communications,
Anchorage, AK, May 2003.
(abstract,
pdf)
-
John Teifel,
David Fang,
David Biermann,
Clinton Kelly, IV, and
Rajit Manohar.
Energy-Efficient Pipelines.
Proceedings of the 8th International Symposium on Asynchronous
Circuits and Systems,
Manchester, UK, March 2002.
(abstract,
ps)
-
Rajit Manohar and
Clinton Kelly, IV.
Network on a Chip: Modeling Wireless Networks with Asynchronous
VLSI. IEEE Communications Magazine, November 2001.
(abstract,
ps, pdf)
-
Rajit Manohar.
Width-Adaptive Data Word Architectures.
Proceedings of the 19th Conference on Advanced Research in VLSI,
Salt Lake City, Utah, March 2001.
(abstract,
ps)
-
Rajit Manohar,
Mika Nyström, and
Alain J. Martin.
Precise Exceptions in Asynchronous Processors.
Proceedings of the 19th Conference on Advanced Research in VLSI,
Salt Lake City, Utah, March 2001.
(abstract,
ps)
-
Rajit Manohar.
An Analysis of Reshuffled Handshaking Expansions.
Proceedings of the Seventh International Symposium on
Asynchronous Circuits and Systems,
Salt Lake City, Utah, March 2001.
(abstract,
ps)
-
Rajit Manohar.
A Case for Asynchronous Computer Architecture.
Proceedings of the ISCA Workshop on Complexity-Effective Design,
June 2000.
(abstract,
ps)
-
Rajit Manohar and
Mark Heinrich.
A Case for Asynchronous Active Memories.
Proceedings of the ISCA Workshop on Solving the Memory Wall,
June 2000.
(abstract,
ps)
-
Rajit Manohar.
The Entropy of Traces in Parallel Computation.
IEEE Transactions on Information Theory,
45(5), July 1999.
(abstract,
ps)
-
Rajit Manohar, Tak-Kwan Lee,
and Alain J. Martin.
Projection: A Synthesis Technique for Concurrent Systems.
Proceedings of the Fifth International Symposium on Advanced
Research in Asynchronous Circuits and Systems, April 1999.
(abstract,
ps)
-
Rajit Manohar and
José A. Tierno.
Asynchronous Parallel Prefix Computation.
IEEE Transactions on Computers, 47(11):1244--1252, November 1998.
(abstract,
ps)
- Theses:
-
Ph.D.
-
David Biermann. A Workload Adaptive Voltage Scaling Multiple Clock Domain
Architecture.
Ph.D. thesis, September 2006.
-
Song Peng. Implementing Self-Healing Behavior in Quasi Delay-Insensitive
Circuits.
Ph.D. thesis, August 2006.
-
Clinton Kelly, IV. The Design and Implementation of an Asynchronous
Network on a Chip.
Ph.D. thesis, July 2005.
-
Virantha Ekanayake. Dynamic Significance Compression for a Low Power Sensor Network Asynchronous Processor.
Ph.D. thesis, May 2005.
-
John Teifel. Fast Prototyping of Asynchronous Logic.
Ph.D. thesis, August 2004.
-
M.S.
- Christopher LaFrieda.
Custom-Quality Wire Routing Using Modern Design Rules.
M.S. thesis, August 2005.
- Filipp Akopyan.
Asynchronous Analog-to-Digital Converter for Low Power Applications.
M.S. thesis, August 2005.
-
David Fang. Width-Adaptive and Non-Uniform Access Asynchronous
Register Files. M.S. thesis, January, 2004.
-
Clinton Kelly, IV. Wireless Network Simulation Done Faster than Real
Time.
M.S. thesis, January, 2003.
-
Virantha Ekanayake. Asynchronous Dynamic Random Access Memories.
M.S. thesis, January, 2003.
-
David Biermann. Multiprocessor-Enabled Asynchronous Cache Controller.
M.S. thesis, January 2003.
-
John Teifel. Interchip Communication in Asynchronous VLSI Systems.
M.S. thesis, May 2002.
- Other Technical Reports:
-
Rajit Manohar and
Mika Nyström.
Implications of Voltage Scaling in Asynchronous Architectures.
Cornell Computer Systems Lab Technical Report CSL-TR-2001-1013, April 2001.
-
Rajit Manohar and
Mark Heinrich.
The Branch Processor Architecture.
Cornell Computer Systems Lab Technical Report CSL-TR-1999-1000, November 1999.
-
Rajit Manohar.
Variable-Precision Number Representations for Asynchronous VLSI.
Cornell Computer Systems Lab Technical Report CSL-TR-1999-999, September 1999.
-
Rajit Manohar.
The Impact of Asynchrony on Computer Architecture.
Ph.D. thesis, California Institute of Technology, 1998. Available
as Caltech technical report CS-TR-98-12.
|
